Standard Logic Devices (SLD) - Practice Questions

Question 1

Due to the extremely low power requirements of CMOS logic circuits, any number of CMOS and TTL gates can be interconnected.

Accepted Answer

Question 2

Low power consumption achieved by CMOS circuits is due to which construction characteristic?

Accepted Answer

Question 3

A digital logic device used as a buffer should have what input/output characteristics?

Accepted Answer

Question 4

What is the standard TTL noise margin?

Accepted Answer

Question 5

Totem pole output circuits can change states faster than open-collector output circuits.

Accepted Answer

Question 6

CMOS circuits consume less power than TTL circuits.

Accepted Answer

Question 7

Delay times and current/voltage values remain constant regardless of temperature or other operating conditions for robust circuits like TTL.

Accepted Answer

Question 8

Ten TTL loads per TTL driver is known as:

Accepted Answer

Question 9

Schottky TTL logic gates overcome the problem of saturation delay time.

Accepted Answer

Question 10

The problem of interfacing IC logic families that have different supply voltages (VCCs) can be solved by using a:

Accepted Answer