Flip-Flops and Timers Questions and Answers

Take Exam

Flip-Flops and Timers are fundamental electronic components used in sequential logic circuits, and they often appear in logical reasoning questions and answers for competitive exams like ISRO, DRDO, and BARC. Understanding SR, JK, D, and T flip-flops helps in analyzing digital circuits’ state transitions. Timers such as the 555 IC are vital for pulse generation and time delay operations. In reasoning-based technical assessments, questions on timing diagrams, truth tables, and circuit behavior test both your logical and analytical skills. By practicing reasoning questions for competitive exams, you strengthen your grasp of digital electronics fundamentals essential for placement success.

Flip-Flops and Timers

Showing 10 of 20 questions

11. Which of the following describes the operation of a positive edge-triggered D-type flip-flop?

  • If both inputs are HIGH, the output will toggle.
  • The output will follow the input on the leading edge of the clock.
  • When both inputs are LOW, an invalid state exists.
  • The input is toggled into the flip-flop on the leading edge of the clock and is passed to the output on the trailing edge of the clock.
Show Answer Report

12. What is one disadvantage of an S-R flip-flop?

  • It has no Enable input.
  • It has a RACE condition.
  • It has no clock input.
  • It has only a single output.
Show Answer Report

13. Edge-triggered flip-flops can be identified by the triangle on the clock input.

  • TRUE
  • FALSE
Show Answer Report

14. The 555 timer can be used in either the bistable mode or the monostable mode.

  • TRUE
  • FALSE
Show Answer Report

15. J-K flip-flops are often used as switch debouncers.

  • TRUE
  • FALSE
Show Answer Report

16. Pulse-triggered flip-flops are identified by a bubble on the Q output terminal.

  • TRUE
  • FALSE
Show Answer Report

17. A one-shot is a special type of multivibrator, which must be triggered to produce each output pulse.

  • TRUE
  • FALSE
Show Answer Report

18. A D-type flip-flop is constructed by connecting an inverter between the Set and Clock terminals.

  • TRUE
  • FALSE
Show Answer Report

19. When using master-slave flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.

  • TRUE
  • FALSE
Show Answer Report

20. Electricity may be generated by a wire:

  • carrying current
  • wrapped as a coil
  • that has neutral domains
  • passing through a flux field
Show Answer Report
Questions and Answers for Competitive Exams Various Entrance Test